

FIG. 1




FIG. 2




FIG. 3




FIG. 4




FIG. 5





FIG. 6



The diagram shows the timing of PCI bus operations across three buses: PCI_A, BRIDGE, and PCI_C. The signals are represented by horizontal lines with vertical steps indicating signal transitions. Key events and time markers are labeled as follows:

- PCI_A BUS (MP):**
 - FRAME #
 - IRDY #
 - TRDY #
 - DEVSEL #
 - STOP #
- BRIDGE:**
 - REQ (to PCI_A)
 - SPLITRESP
 - REQ (to PCI_C)
- PCI_C BUS (PRTCL):**
 - FRAME #
 - IRDY #
 - TRDY #
 - DEVSEL #
 - STOP #
- PCI_D BUS (PRTCL):**
 - FRAME #
 - IRDY #
 - TRDY #
 - DEVSEL #
 - STOP #

Time markers and specific events are indicated by labels and arrows:

- S7001:** Points to the start of the first data transfer on the BRIDGE bus.
- S7002:** Points to the start of the second data transfer on the BRIDGE bus.
- S7003:** Points to the start of the third data transfer on the BRIDGE bus.
- RETRY:** Labels indicating where a signal is repeated.
- DATA-TRANS.:** Labels indicating data transfer periods.
- BRIDGE-BUSY:** Labels indicating when the bridge bus is busy.
- SPLIT-RESP:** Labels indicating split response periods.
- READ-D:** Labels indicating read data periods.
- READ-C:** Labels indicating read command periods.
- DATA-C:** Labels indicating data command periods.
- DATA-D:** Labels indicating data data periods.
- BUS-BUSY:** Labels indicating when the bus is busy.
- TR:** A label at the top right indicating a time reference.




FIG. 8




FIG. 9




FIG. 10




FIG. 11




FIG. 12




FIG. 13




FIG. 14




FIG. 15




FIG. 16




FIG. 17




FIG. 18




FIG. 19




FIG. 20

